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Abstract—This paper demonstrates the critical role that Ferro-
electric (FE) layer thickness (tFE) plays in Negative Capacitance
(NC) transistors connecting device and circuit levels together.
The study is done through fully-calibrated TCAD simulations
for a 14nm FDSOI technology node, exploring the impact of
tFE on the figures of merit of n-type and p-type devices, voltage
transfer characteristic (VTC) and noise margin of inverter as
well as the speed of buffer circuits. First, we analyze the device
electrical parameters (e.g., ION , SS, ION /IOFF and Cgg) by
varying tFE up to the maximum level at which hysteresis in the
I-V characteristic starts. Then, we analyze the deleterious impact
of Negative Differential Resistance (NDR), due to the drain
to gate coupling, demonstrating how it imposes an additional
constraint limiting the maximum tFE . We show the consequences
of NDR effects on the VTC and noise margin of inverter, which
are essential components for constructing robust clock trees in
any chip. We demonstrate how the considerable increase in the
gate’s capacitance due to FE seriously degrades the circuit’s
performance imposing further constraints limiting the maximum
tFE . Further, we analyze the impact of tFE on the SRAM cell
static performance metrics such hold noise margin (HNM), read
noise margin (RNM) and write noise margin (WNM) at supply
voltages of 0.7V and 0.4V. We demonstrate that the HNM and
RNM in a NC-FDSOI FET based SRAM cell are higher then
those of the baseline FDSOI FET based SRAM cell noise margin
and further increase with tFE . However, the WNM in general
follows a non monotonic trend w.r.t tFE , and the trend also
depends on the supply voltage. Finally, we optimize the design of
the SRAM cell considering overall performance metrics. All in all,
our analysis provides guidance for device and circuit designers to
select the optimal FE thickness for NCFETs in which hysteresis-
free operations, reliability, and performance are optimized.
Index Terms—Buffer, FDSOI, Inverter, NC-FDSOI, Negative
Differential Resistance (NDR), 6T SRAM.
I. INTRODUCTION
Negative Capacitance FET (NC-FET) is one of the most
promising devices for future low-power applications [1], [2].
Recently, NC-FET has been experimentally demonstrated to
achieve a steep sub-threshold swing that goes below 60mV/dec
with high (ION /IOFF ) ratio [3]. The properties of NC-FETs
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such as improved SS, Drain-Induce Barrier Rise (DIBR), and
Negative Differential Resistance (NDR) with device scaling,
are often opposite to conventional FETs. This has recently
attracted a large attention in several research areas [4]. When
it comes to low-power applications, the Fully Depleted Silicon
on Insulator (FDSOI) technology is one of the main choices for
circuits’ designers due to its inherent higher electrostatic con-
trollability [5]. FDSOI technology can be even more efficient
and further scaled down if it is augmented with the negative
capacitance technology. This can be realized by replacing the
conventional high-κ material inside the gate’s stack (HfO2)
with an FE layer (e.g., Hf0.5Zr0.5O2) [6]. In existing literature,
limited study has been done on NC-FDSOI. Based on TCAD
study, [6] has showed that the ultra-thin body NC-FDSOI can
achieve a sub 60mV/decade SS at the room temperature. [7]
has experimentally demonstrated the impact of NC-induced
voltage amplification on lowering SS and improving ION
in NC-FDSOI in comparison to conventional FDSOI devices.
Importantly, existing state of the art is mostly limited to the
device level when exploring the impact of FE thickness. In
this work, we demonstrate the different aspects at both device
and circuit levels that inevitably limit the maximum possible
thickness of FE layer. The 6T SRAM cell memory cover a
large portion of the chip area in the state-of-the-art system on
chip. Therefore, it is valuable to scrutinize the performance
of NC-FDSOI FET based SRAM cell for nano technology
nodes. Here, we extend our previous work presented in [8],
where we have extensively studied the impact of ferroelectric
layer thickness on the device performance, voltage transfer
characteristic (VTC) of the inverter (defines the noise margin),
and the delay of buffer circuits. The impact of tFE on the hold
noise margin (HNM), read noise margin (RNM), and write
noise margin (WNM) of a 6T SRAM cell at different supply
voltages such as 0.7V and 0.4V is additionally included.
Further, we incorporated the design guideline for high read
and write noise margin of NC-FDSOI FET-based SRAM cell.
Our Key Contributions: we demonstrate how NC-FDSOI
provides much better SS and ION than the baseline FDSOI
showing that up to tFE of 7nm, hysteresis-free in the electrical
characteristics can be ensured. However, above tFE of 3nm,
the inverter VTC starts to exhibit hysteresis due to NDR effects
– stemming from the ID − VD characteristics of devices.
Finally, to study the impact of NC on circuit’s performance,
the delay of a buffer is analyzed using TCAD simulations.
We show that when tFE is larger than 1.7nm, there is very
little gain in performance due to the large increase in the
gate’s capacitance of transistors (caused by NC effect), which
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Fig. 1. (a) The 2D cross section view of the 14nm FDSOI. (b) The
calibration of 14nm FDSOI showing the matching between TCAD results
and experimental data. (c) The simple capacitance schematic of NC-FDSOI.
(d) ID − VG comparison between FDSOI and NC-FDSOI at high VDS . (e)
SS for baseline (BL) FDSOI and NC-FDSOI as a function of tFE .
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Fig. 2. (a) Improvements in ION and ION /IOFF ratio in the NC-FDSOI
with different FE thickness. Note that BL refers to the baseline FDSOI
transistor. (b) Transistor gate capacitance (Cgg) at different tFE showing
the increase due to NC effects.
considerably compensates any gain from NC-induced current
improvements. In other words, although a maximum tFE of
7nm appeared possible when solely looking at the device level,
it turns out that the actual FE thickness is limited to merely
1.7nm when it comes to the circuit speed. Further, we examine
the impact of tFE on the SRAM cell hold, read and write
noise margins at supply voltage of 0.7V and 0.4V. The hold
and read noise margin increase with increase in the tFE of all
the 6T SRAM cell. However the write noise margin is limited
to tFE =∼ 3nm. In addition, we analyze five different NC-
FDSOI SRAM cell designs and compare their performance
with the FDSOI SRAM cell. Our analysis illustrates the trade-
off between different performance metrics (i.e HNM, RNM
and WNM) and provides useful guidelines for an optimum
NCFET based SRAM design.
II. TCAD SETUP AND DEVICE ANALYSIS
The Synopsys TCAD tool is used to create and simulate
the 14nm FDSOI device structure, as shown in Fig. 1(a).
The device parameters are obtained from the experimental
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Fig. 3. (a)ID − VD for both baseline FDSOI and NC-FDSOI (n-type) at the
same HfO2 thickness and FE thickness (i.e., 1.7nm) showing no NDR effects.
(b) ID − VD for NC-FDSOI at higher thickness 4nm and 7nm, demonstrating
the NDR behavior, which becomes dominant across the voltage range at 7nm.
data [5], and the values are summarized in the Table I. TCAD
simulations have been performed to analyze the electrical
properties of n/p-FDSOI devices. For proper calibration, the
mobility parameters, doping profile, metal work function,
and saturation velocity are carefully tuned to reproduce the
measurement data in both linear and saturation regions, as
shown in Fig. 1(b). NC-FDSOI is realized by depositing a FE
layer (Hf0.5Zr0.5O2) on the transistor’s interfacial oxide layer,
as shown in Fig. 1 (a). Fig. 1 (c) shows the schematic of ca-
pacitance network in NC-FDSOI. The TCAD self-consistently
solves the Landau–Khalatnikov equation with the Poisson
equation at every grid point in the transistor. The Landau
coefficients (α, β, and γ) are extracted by fitting L-K model to
an experimentally-measured S-shape polarization-electric field
curve from [9]. The coupling coefficient for the polarization
gradient (g =10−4cm3/F ) is used in simulations, which lies in
the range of conventional ferroelectric material [10]. For fair
comparisons, NC-FDSOI is simulated with the same parame-
ters used in the baseline FDSOI, except the FE parameters.
Fig. 1 (d) shows the comparison of ID − VG between
the FDSOI and NC-FDSOI. NC-FDSOI shows steeper sub-
threshold slope and higher ION than the baseline transistor
due to NC effect [11]. Further, the improvement in SS and
threshold voltage with increasing tFE is apparent in Fig. 1(e).
The SS for nNC-FDSOI noticeably decreases to 63mV/dec
compared to the baseline transistor of 90mV/dec. Fig. 2 (a)
shows the boost in the NC-FDSOI current at different tFE
compared to the baseline FDSOI. As tFE increases from
the baseline 1.7nm to 7nm, the ION increases by around
2.3x and 1.8x for nNC-FDSOI and pNC-FDSOI, respectively.
This leads to around 200x increase in the ION /IOFF ratio
between the NC-FDSOI and baseline FDSOI. Fig. 2 (b) shows
how NC capacitance increases with tFE . Since ION and Cgg
both increase with tFE but they have a contradicting impact
on the circuit’s delay, designers need to carefully select the
optimal FE thickness to maximize the circuit’s performance.
The device output characteristics ID − VD of FDSOI and
NC-FDSOI for different tFE are shown in Fig. 3 (a, b) in
which VGS ranges from 0.1V to 0.7V with a step of 200mV.
Fig. 3(a) shows the case of tFE = 1.7nm demonstrating the
absence of any NDR effects. However, when tFE is above
3nm, the ID − VD starts to show the NDR behaviour due to
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Fig. 4. (a) Inverter VTC curve comparison between FDSOI and NC-FDSOI
inverter at tFE = 1.7nm and 3nm. (b) NC-FDSOI inverter VTC for higher
thickness tFE = 4nm, 5nm and 7nm.
0.0 0.2 0.4 0.6
0
2
4
6
8
I D
S
 [
m
A
/m
m
]
VDS [V]
n-FET
p-FET
VGS=±0.2V
BL 1.7 3 4 5 7
0.15
0.20
0.25
0.30
0.35
0.40
 NML-Forward Path
 NML-Backward Path
 NMH
N
o
is
e
 M
a
rg
in
 [
V
]
 tFE [nm]
VDD=0.7V
VDD=0.4V
INVERTER(c) (d)(a) (b)
Fig. 5. (a) ID − VD of n-p NC-FDSOI crossing more than one point for
same input due to NDR effects. (b) FDSOI and NC-FDSOI based inverter
high and low noise margins at two different supply voltages 0.4V and 0.7V.
increased NC effect and drain to gate coupling [10]. This can
be observed in Fig. 3(b) that presents tFE = 4nm and 7nm
cases. At 7nm, NDR effects even dominate almost the entire
VGS range for 0.1V to 0.7V.
III. INVERTER NOISE MARGIN AND BUFFER DELAY
Fig. 4(a) shows the inverter voltage transfer characteristic
(VTC) of the FDSOI and NC-FDSOI for the baseline tFE
of 1.7nm and, additionally, 3nm. NC-FDSOI inverter shows a
sharper transition from logic ‘1’ to ‘0’ compared to FDSOI.
This becomes more apparent at tFE > 3nm. Fig. 4(b)
demonstrates the VTC for tFE : 4nm, 5nm, and 7nm. Due to
the dominating NDR at the device level, NC-FDSOI inverter
exhibits a hysteresis loop [12] from tFE of 4nm and above.
Hence, the maximum tFE should be limited to 3nm. Other-
wise, a hysteresis-free operation in inverter cannot be anymore
ensured. To understand better the reason of hysteresis, Fig. 5
(a) shows the ID − VD characteristic at VGS = ±0.2V of n
and p NC-FDSOI superimposed on the same VDS axis. The
inverter VTC is extracted from the cross point of the n and
p NC-FDSOI load line curves. In the conventional FET, there
is a single cross point for one input voltage, but in the case
of NC-FDSOI with the stronger NDR at high tFE , two to
three cross points are observed as shown in Fig. 5 (a). Such
multiple cross points induce the hysteresis behaviour in the
VTC of NC-FDSOI FET inverter at higher tFE (i.e., > 3nm).
To analyze the consequence hysteresis, we calculate the noise
margin high (NMH ) and noise margin low (NML) [13] for
tFE=1,7 nm tFE=3nm
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Fig. 6. (a) Buffer delay comparison between baseline and NC-FDSOI at
tFE = 1.7nm and 3nm for supply voltage of 0.7V. (b) shows the comparison
of output fall and rise of the buffer. The Table II shows the absolute value
of delay with oxide thickness.(c) showing how increasing the FE thickness
leads to diminishing the gain in performance.
the inverter. NMH is the range of input voltage for which the
output is high as indicated in Fig. 4 (a). NML is the range of
input voltage for which the output is low as shown in Fig. 4
(a). Fig. 5 (b) shows the noise margin is higher in NC-FDSOI
FET based inverter and it increases with an increase in the
tFE compared to the FDSOI inverter. The NMH increases
with an increase in tFE and is higher than the FDSOI based
inverter irrespective of supply voltages as shown in Fig. 5(b).
The NML also increases at higher tFE , due to hysteresis in
the VTC, which makes backward path more wider. The NML
during backward path of the NC-FDSOI inverter VTC shows
higher noise margin compared to the conventional FDSOI
based inverter VTC (without hysteresis).
Finally, because tFE considerably impacts the transistor’s
gate capacitance, its impact on the circuit’s performance
cannot be neglected. To investigate that, we compare the delay
of a buffer for both baseline FDSOI and NC-FDSOI (at tFE
of 1.7nm and 3nm) for 0.7V. Fig. 6(a) demonstrates that NC-
FDSOI buffer has an optimal delay at tFE of 1.7nm, which is
the same baseline oxide thickness. Fig. 6(b) shows the delay
waveform (output high to low (tphl) and output low to high
(tplh)) comparison between BL-FDSOI and NC-FDSOI based
buffer. The waveform clearly indicates the impact of tFE on
the delay. The absolute value of the delay is indicated in the
Table II. An increase in tFE from 1.7nm to 3nm makes the
buffer’s delay noticeably increase despite the improvement in
current due to the larger Cgg (see Fig. 2(b)). Fig. 6(c) shows
the NC-FDSOI FET buffer delay improvement compared to
the FDSOI based buffer. At the same oxide thickness (1.7nm)
the NC-FDSOI FET based buffer has ∼ 48% improvement in
the delay compared to the FDSOI FET based buffer. However,
at higher tFE=3nm, the improvement in the NC-FDSOI is
merely ∼ 11% due to dominating capacitance.
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Fig. 7. Schematic circuit diagram of 6T SRAM cell
IV. IMPACT OF tFE ON THE SRAM CELL PERFORMANCE
In this section, the impact of tFE (varies from 1.7nm to
7nm) on the static noise margin of NC-FDSOI FET based
6T SRAM cell is analyzed using TCAD simulations. Further,
we show the design guideline for a higher read and write
noise margin of NC-FDSOI FET SRAM cell compare to the
FDSOI FET SRAM cell. The schematic of the 6T SRAM cell
including pull-up (PU), access (ACC), and pull-down (PD)
transistors is presented in Fig. 7.
A. Hold Noise Margin
The hold state of the SRAM cell is characterized by a
hold noise margin (HNM). In this state, the word line (WL)
is off and access transistors (ACC) are cutoff, the SRAM
cell stores the complementary data at the internal storage
node (Q, QB). The HNM is calculated from the side of the
maximum square embedded into the butterfly curve formed
by DC sweep of the input of bistable circuit composed of
two cross-coupled inverters as shown in Fig. 8 [14] [15]
[16]. The internal storage node Q and QB are swept to form
a butterfly curve. Fig. 8 (a) shows the comparison of the
butterfly curve between FDSOI and NC-FDSOI (tFE varies
from 1.7nm to 6nm) of SRAM cells during hold state. It shows
the NC-FDSOI accommodates the larger square in the butterfly
curve that increases with the increase in tFE . The increment
in the tFE leads to a sharper transition in the voltage transfer
characteristic (VTC) due to reduced sub-threshold swing (SS).
The internal voltage is swept in both forward and reverse
directions for all the thicknesses to check the hysteresis in
VTC curve. It can see from the Fig. 8 (a) at higher tFE (i.e.,
6nm), the HNM shows hysteresis, which decreases the HNM
value. Further, we show the HNM at two different voltages for
a wide range of ferroelectric thicknesses. The HNM of NCFET
based SRAM cell can be increased up to ∼ 21% compared
to baseline SRAM cell at a supply voltage of 0.4V and 0.7V
and tFE = 7 nm. The NC-FDSOI FET SRAM cell shows a
better hold of SNM than its standard counterpart FDSOI FET
based SRAM cell for all tFE values.
B. Read Noise Margin
The SRAM cell read stability is characterized using read
noise margin (RNM). During a read operation, the internal
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FET based SRAM cell during read state. (b) shows the RNM comparison
between baseline FDSOI and NC-FDSOI FET based SRAM cell at the supply
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storage nodes (Q, QB) stores the complementary data and
keeping BL, BLB, and WL to VDD. The RNM is calculated
from the side of the larger square fitted into the eyes of
butterfly curve formed using the DC sweep of the internal
storing node as shown in Fig. 9. The NC-FDSOI FET-based
SRAM cell accommodates a larger square compared to the
FDSOI FET SRAM cell which further increases with an
increase in tFE . The increment in the tFE leads to a higher Vth
shift and sharper transition due to reduced subthreshold swing
(SS) in the voltage transfer characteristic (VTC). Further, we
present the RNM at two different supply voltages for a wide
range of tFE values. The RNM of NCFET based SRAM cell is
increases by ∼ 41% and ∼ 55% compared to baseline SRAM
cell at a supply voltage of 0.4V and 0.7V, respectively. The
higher increment in the RNM at lower supply voltage is due
to the operation of the transistor near the sub-threshold region
with the sharper transition over the voltage range.
C. Write Noise Margin
The WNM of 6T SRAM cells is evaluated by the side of
the smallest square inscribed in the butterfly curve formed by
the combination of read and write VTC [17]. We assume
that during the write operation the internal storage node (Q
(0), QB (1)) stores the complementary data, keeping BL and
WL to VDD and BLB biased at ‘0’. The butterfly curve is
formed by sweeping the internal storage node as shown in
Fig. 10 (a). Fig. 10 (a) compares the butterfly curve for WNM
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Fig. 10. (a) Comparison of butterfly curve between FDSOI and NC-FDSOI
FET based SRAM cell during write state. (b) shows the WNM comparison
between baseline FDSOI and NC-FDSOI FET based SRAM cell at the supply
voltages of 0.7V and 0.4V.
between baseline FDSOI and NC-FDSOI FET (tFE varied
from 1.7 nm to 6 nm) based SRAM cells. The single cross-
over point in the butterfly curves shows the successful write
‘1’ operation. The square embedded in the butterfly curve
indicated the FDSOI and NC-FDSOI FET have nearly the
same WNM for larger tFE . The WNM depends on the ratio of
the strength of the pull-up (PU) transitor to that of the access
transistor (ACC). For the acceptable write operation PU/ACC
≤ 1. As we increase the tFE (from 1.7nm to 7nm in Fig. 10
(b)), the PU to ACC strength ratio decreases up to ∼ 3nm,
hence the WNM increases compared to the baseline FDSOI-
FET based SRAM’s WNM for both the 0.7V and 0.4V supply
voltage cases. At larger tFE (≥ 3nm), the WNM starts to
decrease at the higher supply voltage due to threshold voltage
increment and dominating NDR [18] [8]. This increase of
threshold voltage and NDR with tFE increases the PU/ACC
ratio, hence, decreases the WNM. It is also clearly visible from
the zoomed part in the Fig. 10 (a)), that for higher tFE (6nm)
the node voltage changes slowly (grey line). However, at larger
tFE , the WNM is increase with a lower supply voltage due
to a smaller NDR effect.
Table III: NC-FDSOI FET SRAM Cell Design
Ferro Thickness (nm)
6
6
Design
D1
D2
D4
D5
PU  ACC PD
1.7
1.7
3
4
5
6
6
6
6
D3
1.7
1.7
1.7
1.7
D. SRAM cell Design Guideline
In the last section, we discuss the impact of tFE on the
SRAM cell static noise margins and compared it with coun-
terpart FDSOI FET-based SRAM cell performance. In this
subsection, we design five different NC-FDSOI based SRAM
cells as given in Table III. The high-performance SRAM cell
is designed by a certain ratio such that PD ≥ ACC ≥ PU
[19]. Therefore, in these designs, the tFE is varied to maintain
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Fig. 11. (a-b) show the RNM and WNM at different design point using NC-
FDSOI based SRAM cell compared with FDSOI based SRAM cell at supply
voltage of 0.4V and 0.7V.
the current drive strength of these among PU, ACC, and PD
ratios. By keeping this in mind, the PU is fixed to minimum
tFE value, PD fixed to maximum tFE value and for the access
transistor tFE is varied from 1.7nm to maximum 6nm value,
to design high noise margins of SRAM cell design. Fig. 11
(a) shows the RNM comparison between the baseline-FDSOI
and different NC-FDSOI FET-based SRAM cell designs at
supply voltages of 0.7V and 0.4V. For the baseline SRAM cell
design, the PU, ACC, and PD transistors have the same oxide
thickness (tHfO2=1.7nm). The RNM depend upon the strength
ratio of PD to ACC (cell ratio CR) [20], therefore the D1 has
the highest RNM with the highest CR, and RNM decreases
for other designs due to increase in the ACC strength, thus
decrease the CR. Fig. 11 (b) shows the WNM comparison
between the baseline FDSOI and different NC-FDSOI FET
based SRAM cell design at supply voltages of 0.7V and 0.4V.
The WNM depends upon the strength of the PU to ACC ratio
(pull up ratio PR), it is as low as possible [20]. Fig. 11 (b)
shows the WNM is increases with an increase in the strength
of the access transistor compared to the PU transistor. The
designs D1 and D2 have a lower write noise margin compared
to the FDSOI FET-based SRAM cell at the supply voltage of
0.7V. However, in the case of lower supply voltage, the WNM
is increases from design D1 to D5 and it is higher than the
BL-WNM. The hold noise margin is the same in all the design
cases (0.292V) because it depends upon the strength of PU and
PD. Finally, it is concluded from the above analysis that the D1
design is better for higher RNM and D5 is better for the higher
WNM of NC-FDSOI FET-based SRAM cell. Overall D3 is a
optimum design considering overall performance metrics i.e.
HNM, RNM, and WNM.
V. CONCLUSION
In this work, we have investigated the critical role of FE
layer thickness at the device and circuit levels in NC-FDSOI.
We investigated how the characteristics of individual devices
as well as full inverter and buffer circuits are impacted when
FE thickness increases. We showed how analysis at the device
level standalone is insufficient to explore the impact of FE
thickness. Our investigation demonstrated how the optimal FE
thickness drops from 7nm (which is the maximum thickness
that ensures hysteresis-free operation at the device level)
to 3nm at the inverter level (due to the hysteresis in the
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VTC) down to merely 1.7nm at the buffer level (due to
performance loss induced by capacitance increase). Finally,
we have investigated the impact of tFE on the SRAM cell
hold, read and write noise margins at supply voltage of 0.4V
and 0.7V. We found that the hold and read noise margin
increase with increases in the tFE . The WNM increases upto
tFE =∼ 3nm and thereafter it decreases for higher tFE values.
We also demonstrated that in the NCFET technology, SRAM
cells for different performance requirements (i.e. HNM, RNM
and WNM) can be designed by using different ferroelectric
thickness combinations for the pull up, access and pull down
transistors. Overall, our analysis provides many useful guide-
lines to optimize device-circuit co-design in the NCFET in
comparisons to convectional FinFET technology.
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